亚洲 另类 小说 国产精品_强行扒开美女内裤猛烈进入_男人揉女人下面免费网站_67194精品在线观看_日本少妇强奸中文字幕高清_久久久精品免费视频图片_欧美偷拍另类一区_波多野结衣无码高清_āv男人的天堂在线免费观看_av黄片在线播放麻豆

歡迎光臨湖北鑫合欣官方網(wǎng)站 收藏本站| 公司文化| 聯(lián)系我們
全國熱線
18062095810

?產(chǎn)品展示?

推薦產(chǎn)品

咨詢熱線:

18062095810

郵件: wangting@whhexin.com

電話:027-87538900

地址: 湖北·武漢·魯巷·華樂商務(wù)中心1006

【DK-100G-5SGXEA7N】Intel 100G開發(fā)板, Stratix V GX版本

  • 產(chǎn)品型號: DK-100G-5SGXEA7N/S5GX-100G(Part No:T0099)
  • 產(chǎn)品品牌: TERASIC友晶科技/Intel FPGA
  • 產(chǎn)品規(guī)格: 5SGXEA7N2F45C2N
  • 產(chǎn)品價格: 歡迎咨詢采購,量多優(yōu)惠多,提供完善的售后保障和支持!
  • 咨詢熱線:18062095810

Altera's 100G Development Kit, Stratix® V GX Edition enables a thorough evaluation of 100G designs by allowing you to:

  • Support 10G/40G and 100G line interfaces through optical modules

  • Support applications requiring external memory interfaces, through 6x32-bit DDR3 and 1x36- and 1x18-bit QDRII BL2 memory banks

  • Use system-side interfaces via two pairs of FCI AirMax connectors

  • Complete line-side (optical modules) to system-side (AirMax connector) datapath analysis

  • Evaluate transceiver performance up to 12.5 Gbps

  • Verify physical medium attachment (PMA) compliance to 10G/40G/100G Ethernet, Interlaken, CEI-6G/11G, and other major standards

  • Validate interoperability between optical modules, such as SFP, SFP+, QSFP, and CFP

  • Stratix V GX development board

    FPGA configuration

    Memory

    General user input/output

    Components and interfaces

    Temperature measurement circuitry

    Power

    Altera 100G Development Kit, Stratix V GX Edition Block Diagram

    Altera 100G Development Kit, Stratix V GX Edition Block Diagram

    Layout

    • 19-V DC input

    • 2.5-mm barrel jack for DC power input

    • On/off power slide switch

    • On-board power measurement circuitry

    • Die temperature

    • Two channels for SMA interface

    • Four channels for SFP+ interface

    • Eight channels for QSFP interface

    • 10 channels for CFP interface

    • 24 channels for Interlaken interface

    • 10/100/1000 Ethernet PHY and RJ-45 jack

    • 48 transceiver channels

    • Four user push buttons

    • Two DIP switches

    • Eight user LEDs

    • Two-line character LCD

    • Ten configuration status LEDs

    • Twelve 2-Gb DDR3 SDRAM

    • Two 72-Mb QDR II SRAM

    • Fast Passive Parallel (FPP) configuration

    • 1-Gb flash storage for two configuration images (factory and user)

    • On-board USB-Blaster™ II cable for use with the Quartus® II Programmer, Nios® II software and System Console

    • JTAG header for external USB-Blaster cable

    • Featured device: 5SGXEA7N2F45C2N

    • EPM2210F324C3N, MAX® II 324-pin CPLD


    No 產(chǎn)品名稱 售價(RMB)
    1. [S5GX-100G] Altera 100G Development Kit, Stratix V GX Edition
    產(chǎn)品編號: T0099  重量: 4,500g
    xxx


    Documents

    標題 版本 檔案大小(KB) 新增日期 下載
    User Guide (PDF) 11.1   2013-01-04
    Reference Manual (PDF)     2013-01-04

    CD-ROM

    標題 版本 檔案大小(KB) 新增日期 下載
    Kit Installation 12.0   2013-01-04