亚洲 另类 小说 国产精品_强行扒开美女内裤猛烈进入_男人揉女人下面免费网站_67194精品在线观看_日本少妇强奸中文字幕高清_久久久精品免费视频图片_欧美偷拍另类一区_波多野结衣无码高清_āv男人的天堂在线免费观看_av黄片在线播放麻豆

歡迎光臨湖北鑫合欣官方網(wǎng)站 收藏本站| 公司文化| 聯(lián)系我們
全國熱線
18062095810

?產(chǎn)品展示?

推薦產(chǎn)品

咨詢熱線:

18062095810

郵件: wangting@whhexin.com

電話:027-87538900

地址: 湖北·武漢·魯巷·華樂商務(wù)中心1006

【DK-DEV-5CGTD9N】Cyclone V GT FPGA Development Kit

  • 產(chǎn)品型號(hào): DK-DEV-5CGTD9N/C5GT
  • 產(chǎn)品品牌: TERASIC友晶科技/Intel FPGA
  • 產(chǎn)品規(guī)格: The Cyclone V GT FPGA Development Kit features a 5CGT–D9-C7N production silicon device.
  • 產(chǎn)品價(jià)格: 歡迎咨詢采購,量多優(yōu)惠多,提供完善的售后保障和支持!
  • 咨詢熱線:18062095810

The Altera® Cyclone® V GT FPGA Development Kit can be used to prototype Cyclone V GT FPGA or Cyclone V GX FPGA applications. It offers a quick and simple way to develop low-cost and low-power FPGA system-level designs and achieve rapid results. This kit supports a myriad of functionalities such as:

•FPGA prototyping
•FPGA power measurement
•Transceiver I/O performance up to 5.0 Gbps
•PCI Express® (PCIe®) Gen2 x4 (at 5.0 Gbps per lane)
•Endpoint or rootport support
 

FPGA Device

  • Configuration and Debug

  • Quad Serial Configuration device – EPCQ256 on FPGA

  • On-Board USB Blaster (Normal Type-B USB connector)

  • JTAG and AS mode configuration supported

Memory Device

  • Communication

  • Embedded USB-Blaster II (JTAG)

  • Fast Passive Parallel (PFL)

  • Altera EPCQ—EPCQ256SI16N (Quad Serial Configuration Device)

Standard communication ports

  • PCIe x4 edge connector

  • Gigabit Ethernet (GbE)

  • One SMA clock output

  • Two universal high-speed mezzanine card (HSMC) connectors, each with four high-speed serial transciever channels

  • One serial digital interface (SDI) channel —1 SMB for RX and 1 SMB for TX

  • Channel shared with HSMA via resistor stuffing option

Push buttons, DIP switches, and LEDs

Clocking

  • Programmable clock generator for FPGA reference clock input

  • 125 MHz LVDS oscillator for FPGA reference clock input

  • 148.5/148.35 MHz LVDS VCXO for FPGA reference clock input

  • 50 MHz single-ended oscillator for FPGA and MAX  V CPLD clock input

  • 100 MHz single-ended oscillator for MAX  V CPLD configuration clock input

  • SMA input (LVPECL)

Power

  • Laptop DC Input 14 – 20 V adapter

  • PCIe edge connector

System monitoring circuit

  • Power (Voltage, Current, Wattage)

Mechanical

  • PCIe card standard size (4.376" x 6.600")

Block Diagram

No 產(chǎn)品名稱 售價(jià)(RMB)
1. [C5GT] Altera Cyclone V GT FPGA Development Kit
產(chǎn)品編號(hào): T0156  重量: 3,400g
xxx


Documents

標(biāo)題 版本 檔案大小(KB) 新增日期 下載
Cyclone V GT FPGA Development Kit User Guide (PDF)     2013-01-08
Cyclone V GT FPGA Development Board Reference Manual (PDF)     2013-01-08

CD-ROM

標(biāo)題 版本 檔案大小(KB) 新增日期 下載
Kit installation     2015-03-19