亚洲 另类 小说 国产精品_强行扒开美女内裤猛烈进入_男人揉女人下面免费网站_67194精品在线观看_日本少妇强奸中文字幕高清_久久久精品免费视频图片_欧美偷拍另类一区_波多野结衣无码高清_āv男人的天堂在线免费观看_av黄片在线播放麻豆

歡迎光臨湖北鑫合欣官方網(wǎng)站 收藏本站| 公司文化| 聯(lián)系我們
全國熱線
18062095810

?產(chǎn)品展示?

推薦產(chǎn)品

咨詢熱線:

18062095810

郵件: wangting@whhexin.com

電話:027-87538900

地址: 湖北·武漢·魯巷·華樂商務(wù)中心1006

【DE5a-Net-DDR4】TERASIC友晶 DE5a-Net Board

  • 產(chǎn)品型號: DE5a-Net-DDR4(Part No:P0497)
  • 產(chǎn)品品牌: TERASIC友晶科技/Intel FPGA
  • 產(chǎn)品規(guī)格: Altera Arria 10 GX FPGA (10AX115N2F45E1SG)
  • 產(chǎn)品價格: 歡迎咨詢采購,量多優(yōu)惠多,提供完善的售后保障和支持!
  • 咨詢熱線:18062095810

The Terasic DE5a-Net Arria 10 GX FPGA Development Kit provides the ideal hardware solution for designs that demand high capacity and bandwidth memory interfacing, ultra-low latency communication, and power efficiency. With a full-height, 3/4-length form-factor package, the DE5a-Net is designed for the most demanding high-end applications, empowered with the top-of-the-line Altera Arria 10 GX, delivering the best system-level integration and flexibility in the industry. 

The Arria® 10 GX FPGA features integrated transceivers that transfer at a maximum of 12.5 Gbps, allowing the DE5a-Net to be fully compliant with version 3.0 of the PCI Express standard, as well as allowing an ultra low-latency, straight connections to four external 40G QSFP+ modules. Not relying on an external PHY will accelerate mainstream development of network applications enabling customers to deploy designs for a broad range of high-speed connectivity applications. For designs that demand high capacity and high speed for memory and storage, the DE5a-Net delivers with two independent banks of DDR4 SO-DIMM RAM, four independent banks of QDRII+ SRAM, high-speed parallel flash memory. The feature-set of the DE5a-Net fully supports all high-intensity applications such as low-latency trading, cloud computing, high-performance computing, data acquisition, network processing, and signal processing. 

FPGA

  • Altera Arria 10 GX FPGA (10AX115N2F45E1SG)

FPGA Configuration

  • On-Board USB Blaster II or JTAG header for FPGA programming

  • Fast passive parallel (FPPx32) configuration via MAX II CPLD and flash memory

Memory

  • 256MB FLASH

  • 2 Independent DDR4 SODIMM Sockets, up to 16GB 1066MHz or 8GB 1200MHz for each socket

  • 4 Independent 550 MHz QDRII+SRAMs, 18-bits data bus and 72Mbit for each

Communication and Expansion

  • Four QSFP+ connectors

  • PCI Express (PCIe) x8 edge connector (includes Windows PCIe drivers)

  • One RS422 expansion header

Others

  • General user input / output:

    • 2 LEDs

    • 1 Bracket LED Array

    • 2 7-segments

    • 4 push-buttons

    • 2 slide switches

    • SMA clock input / output

  • On-Board Clock

    • 50MHz Oscillator

    • Programmable Clock Generator

  • System Monitor and Control

    • Temperature sensor

    • Power Monitor

    • Fan control

  • Power

    • PCI Express 6-pin power connector, 12V DC Input

    • PCI Express edge connector power

  • Mechanical Specification

    • PCI Express standard height and 3/4-length

主產(chǎn)品訂購

No 產(chǎn)品名稱 售價(RMB)
1. [DE5a-Net-DDR4] DE5a-Net Board
產(chǎn)品編號: P0489  重量: 3,500g
xxx

選購配件 (如需選購, 請與主產(chǎn)品同時訂購)

No 配件名稱 售價(RMB)
1. [SW-OPENCL] SW-OPENCL-SDK/DKE, license
產(chǎn)品編號: P0166  重量: 100g
xxx
2. 8GB (x64, SR) 260-Pin DDR4 SODIMM
產(chǎn)品編號: MMM-3055-MCN  重量: 200g
xxx
3. DDR4 16GB (x64, DR) 260-Pin SODIMM
產(chǎn)品編號: MMM-3064-DSL  重量: 200g
xxx
4. [TUB] Timing and UART Board
產(chǎn)品編號: P0504  重量: 500g
xxx


Documents

標(biāo)題 版本 檔案大小(KB) 新增日期 下載
DE5a-Net DDR4 Edition User Manual 1.0.1 8913 2017-10-02

CD-ROM

標(biāo)題 版本 檔案大小(KB) 新增日期 下載
DE5a-Net DDR4 Edition CD-ROM 1.0.1   2017-10-02

DE5a-Net DDR4 Edition BSP for Intel OpenCL 16.1

標(biāo)題 版本 檔案大小(KB) 新增日期 下載
DE5a-Net OpenCL BSP for Windows 1.0.0   2017-07-11
DE5a-Net OpenCL BSP for Linux 1.0.0   2017-07-11
DE5a-Net OpenCL User Manual 1.0.0 2004 2017-07-11