亚洲 另类 小说 国产精品_强行扒开美女内裤猛烈进入_男人揉女人下面免费网站_67194精品在线观看_日本少妇强奸中文字幕高清_久久久精品免费视频图片_欧美偷拍另类一区_波多野结衣无码高清_āv男人的天堂在线免费观看_av黄片在线播放麻豆

歡迎光臨湖北鑫合欣官方網(wǎng)站 收藏本站| 公司文化| 聯(lián)系我們
全國(guó)熱線
18062095810

?產(chǎn)品展示?

推薦產(chǎn)品

咨詢熱線:

18062095810

郵件: wangting@whhexin.com

電話:027-87538900

地址: 湖北·武漢·魯巷·華樂(lè)商務(wù)中心1006

【TR10a-HL】TR10a-HL Arria 10 FPGA Development Kit

  • 產(chǎn)品型號(hào): TR10a-HL(Part No:P0497)
  • 產(chǎn)品品牌: TERASIC友晶科技/Intel FPGA
  • 產(chǎn)品規(guī)格: Altera Arria 10 GX FPGA (10AX115N2F45E1SG)
  • 產(chǎn)品價(jià)格: 歡迎咨詢采購(gòu),量多優(yōu)惠多,提供完善的售后保障和支持!
  • 咨詢熱線:18062095810

The Terasic TR10a-HL Arria 10 GX FPGA Development Kit provides the ideal hardware solution for designs that demand high capacity and bandwidth memory interfacing, ultra-low latency communication, and power efficiency. With a full-height, 1/2-length form-factor package, the TR10a-HL is designed for the most demanding high-end applications, empowered with the top-of-the-line Altera Arria 10 GX, delivering the best system-level integration and flexibility in the industry. 

The Arria® 10 GX FPGA features integrated transceivers that transfer at a maximum of 12.5 Gbps, allowing the TR10a-HL to be fully compliant with version 3.0 of the PCI Express standard, as well as allowing an ultra low-latency, straight connections to four external 40G QSFP+ modules. Not relying on an external PHY will accelerate mainstream development of network applications enabling customers to deploy designs for a broad range of high-speed connectivity applications. For designs that demand high capacity and high speed for memory and storage, the TR10a-HL delivers with six independent banks of QDRII+ SRAM, high-speed parallel flash memory. The feature-set of the TR10a-HL fully supports all high-intensity applications such as low-latency trading, cloud computing, high-performance computing, data acquisition, network processing, and signal processing. 

FPGA

  • Altera Arria 10 GX FPGA (10AX115N2F45E1SG)

 

FPGA Configuration

  • On-Board USB Blaster II or JTAG header for FPGA programming

  • Fast passive parallel (FPPx32) configuration via MAX II CPLD and flash memory

Memory

  • 256MB FLASH

  • 6 Independent 550 MHz QDRII+SRAMs, 18-bits data bus and 72Mbit for each ( * )

 

Communication and Expansion

  • Four QSFP+ connectors

  • PCI Express (PCIe) x8 edge connector (includes Windows PCIe drivers)

  • One 2x5 RS422 expansion header

  • One 2x4 GPIO expansion header

Others

  • General user input / output:

    • 4 LEDs

    • 1 Bracket LED Array

    • 4 push-buttons

    • 2 DIP switches

  • On-Board Clock

    • 50MHz Oscillator

    • Programmable Clock Generator

  • System Monitor and Control

    • Temperature sensor

    • Power Monitor

    • Fan control

  • Power

    • PCI Express 6-pin power connector, 12V DC Input

    • PCI Express edge connector power

  • Mechanical Specification

    • PCI Express standard height and 1/2-length

 

Block Diagram

  • Size:106.65x167.64mm

No 產(chǎn)品名稱 售價(jià)(RMB)
1. [TR10a-HL] TR10a-HL Arria 10 FPGA Development Kit
產(chǎn)品編號(hào): P0497  重量: 3,500g
xxx


Documents

標(biāo)題 版本 檔案大小(KB) 新增日期 下載
TR10a-HL User Manual   8286 2016-11-15

CD-ROM

標(biāo)題 版本 檔案大小(KB) 新增日期 下載
TR10a-HL CD-ROM 1.0.0   2016-11-15